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Abstract— It is shown that a simple leaky integrator (LI) circuit operating in a dynamic mode can allow spatial and temporal 
summation of weighted synaptic outputs. The circuit incorporates a current mirror configuration to sum charge packets released from 
charge transfer synapses and an n-channel MOSFET, operating in subthreshold, serves to implement a leakage capability, which sets 
the decay time for the postsynaptic response.  The focus of the paper is to develop an analytical model for fan-in and validate the model 
against simulation and experimental results obtained from a prototype chip fabricated in the AMS 0.35µm mixed signal CMOS 
technology. We show that the model predicts the theoretical limit on fan-in, relates the magnitude of the postsynaptic response to 
weighted synaptic inputs and captures the transient response of the LI when stimulated with spike inputs.  
 
Index Terms—neuromorphic circuits, fan-in, spiking neural network, leaky integrator, charge transfer synapse, CMOS 
1. Introduction 
PIKING NEURAL NETWORKS (SNN) implemented in hardware are an increasingly popular area, both in research and in 
commercial settings. Spiking neurons encode information in the timing of single spikes, and not just in their statistical firing 
rate [1]. Recent neuroscience research has shown that SNNs mimic neuron behaviour on a level more closely related to biology 
and so have the propensity for powerful computational ability compared to classic artificial neural networks.  
 Artificial spiking neural networks can be implemented with either software or hardware approaches. Several software 
simulators [2] have been developed to simulate SNNs and allow investigation of the role played by spike-timing in the field of 
computational neuroscience. However, software simulations with general-purpose platforms require high computational cost 
with no guarantee of real-time performance. Even the latest supercomputer to date has not shown capability for achieving real-
time and detailed simulations for a large-scale SNN over multiple cortical areas. Several computational systems based on 
FPGAs, GPUs and ARM processor cores [3–5] have been  developed for hardware accelerated simulation which could offer 
such capability at the expense of large silicon area and low energy efficiency. 
Implementing SNN with dedicated hardware however, has a number of important advantages over software solutions. The 
major advantage is high speed computation with inherent high parallelism and distributed computing ability. There has been 
extensive activity in the development of hardware SNN including digital, analogue and hybrid implementations. Good reviews of 
the current progress of hardware SNN development can be found in [6–8]. Different neuron models have been used in current 
hardware SNN projects, varying from very detailed conductance-based models to simpler leaky integrate and fire versions. 
Conductance-based models emulate biophysical ion channels and hence are more faithful to biology. The integrate and fire 
models are less realistic but require fewer transistors. Their compact layouts and low energy consumption allow designers to 
balance the accuracy with a higher number of neurons in the network and hence are more scalable. Each of the different 
implementations offers some trade-off between scalability, latency and biological realism. Finding an appropriate balance 
between these three elements represents one of the key challenges of hardware SNNs.  
This paper describes the dynamics of a leaky integrator (LI) circuit that aggregates the output of multiple charge transfer 
synapses (CTS). The LI is verified using simulation/experimental results and an analytical model is developed to relate the 
postsynaptic response to the fan-in, n.  The remainder of this paper is organized as follows. Section II presents a comparison 
between digital and analogue hardware approaches to SNN implementation while section III presents a description of the 
operation of the CTS. Section IV details the fan-in model for two distinctly different operating conditions while section V 
presents both experimental and simulations results to support the model. Section VI presents a discussion of the work followed 
by a conclusion in section VII. Derivations of equations and details of processing can be found in the appendices.  
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2. Background 
Hardware SNNs can be classified as analogue, digital or mixed signal hybrids. In analogue SNNs, neural signals such as 
synaptic weights and membrane status are mathematically presented as a set of continuous values of voltage, current, or charge 
[9–13]. This differs from digital SNNs which uses discrete quantities to represent signals [5]. The most important benefit of 
using an analogue approach is that neural functions such as temporal/spatial summation and weighting can be performed 
efficiently in real time using much less power and area than equivalent digital adders and multipliers. However, due to process 
variations, device non-linearity and noise disturbance in analogue VLSI system, the computational functions in analogue SNN 
are not precise and uniform across chips. Therefore, on-chip learning schemes and fault-tolerant architecture are crucial so that 
noise and process variations do not affect the performance [14,15].   
Weight storage represents another challenge in hardware SNN. The use of digital random-access memory (RAM) allows 
weight information to be retained statically and also updated dynamically. However, only quantized weights can be stored and 
the weight update is normally based on a synchronous clock signal which requires more power than analogue memory. Both pure 
digital SNNs, and mixed signal SNNs can employ digital RAM to store the weight information. The major drawback of this 
mixed signal approach is that it requires a digital-analogue converter (DAC) per synapse. This increases the layout area and 
power consumption and also introduces conversion error and noise. Analogue non-volatile memory using floating gate devices 
offers long-term weight storage and also a continuous weight voltage [16,17]. Unfortunately, weight update with floating gate is 
complex and is inherently slow. Moreover, it requires the use of high-voltage and an expensive manufacturing process. Another 
type of analogue memory is based on charging/discharging a capacitor which allows rapid weight changes but no long-term 
memory. In order to hold the charge in the weight capacitors for a long period of time, op-amps with negative feedback, or 
similar variations, need to be integrated with the weighted capacitors. This again increases the required layout area and power 
and severely limits scalability. While floating gate devices could be the ultimate solution for large scale SNN with on-chip 
learning, the disadvantages of floating gates means that digital RAMs with DAC, and charging/discharging capacitors are more 
widely used in practice. 
Achieving the high level of connectivity seen in biological systems is another challenge for the large scale neural networks. It 
is obvious that the digital approach has more potential as connections are more flexible and are less susceptible to noise. A 
commonly-used digital asynchronous communication protocol is the address-event representation (AER) system which allows 
massive connections between neurons; even across different chips [18]. In an AER system, every digital spike event is encoded 
with the identity/address of the sender neuron and transmitted over a common commutation bus. The address decoder selects the 
appropriate synapse to receive the spike. The disadvantage of the AER protocol is that the firing rate or communication speed is 
limited due to bus sharing and time multiplexing.  
The mixed signal approach is the most common, where analogue circuitry is used to implement synaptic and neuronal 
dynamics, with inter-neuron communication handled by digital circuitry. The large number of synapses/neurons desired in 
neuromorphic systems means that the silicon area and energy required by the analogue components is typically far greater than 
the digital and that improvements to the efficiency of synapse/neuron implementations can yield significant savings. 
3. Charge Transfer Synapse 
The authors have previously reported an excitatory charge transfer synapse (CTS) capable of implementing synaptic 
depression and producing biological plausible post synaptic potentials (PSPs) [19]. Although the proposed LI circuit is 
compatible with other synaptic implementations, the CTS uses a single puff of “weighted” charge to map a spike input to a 
postsynaptic response, as opposed to other synaptic implementations which are circuit based and use either voltage or current [9-
13]. For this reason the CTS is extremely compact, energy efficient and consequently scalable in readily available CMOS 
technology. The CTS (Figure 1) consists of three MOS capacitors (M1, M2 and M3) in series, a current mirror integrator (M4, 
M5) and a ‘leakage’ transistor operating in subthreshold mode (M6): M4, M5 and M6 therefore forms the proposed Leaky 
Integrator (LI) circuit. The synaptic weight is set by VW and reflected in the magnitude of the charge package stored in the 
channel of M2. Once a presynaptic spike occurs at the VPRES input the weighted charge packet, QW, is transferred to node VIN(t), 
by charge sharing between M2 and the capacitance CIN(n) where n is the number of synapses (fan-in) summed at the input to the 
LI circuit. The charge packet in the channel of M2 is subsequently replenished by M1, at a rate determined by VP. M1 will 
usually be biased in sub-threshold and effectively controls the recovery of the weight charge in the channel of M2.  The sudden 
drop in VIN(t), due to the spike at VPRES, turns on M5 thus charging the output node VPSP(t). However, this voltage is 
simultaneously discharged by the leakage current flowing in M6, where VLEAK controls the rate of leakage and allows for a 
tunable decay time. In biological terms VPSP(t) is the post-synaptic potential (PSP) of the neuron. A more comprehensive analysis 
of the CTS synapses can be found in [19]. In this paper we investigate temporal/spatial summation properties of the LI circuit. 
Additionally, a model for the fan-in, n, of the LI circuit is developed and compared to simulation and experimental results.  
4. Fan-in Model 
In this section, a model is presented which shows the dependency of VPSP(t) on the fan-in, n and the weight voltage, VW. The 
model is validated by comparison with Cadence simulation and experimental results on fabricated circuits. Transistors M4 and 
M5 are assumed to be operating below threshold at all times and under the condition that the drain-substrate voltage, VDS is 
greater than about three thermal volts (~ 75 mV) such that VDS-dependence can be ignored.  
Consider n CTS connected in parallel (Figure 1), where node VIN(t) is the summing node and is common to all n CTS. The 
output currents from all n CTS are summed at VIN(t) and the resulting current is mirrored in M5, charging the VPSP(t) node.  
Under quiescent conditions, M6 pulls down the VPSP node to ~0V. However, with one or more synapses active the VPSP node will 
be charged by M5. The node capacitance CPSP is made up of the capacitance of the n+ drain regions of M5 and M6, and parasitic 
capacitances associated with the layout. Any voltage dependencies of CPSP are neglected for this analysis. An estimated value for 
CPSP can be found analytically [19] and is approximately 3fF. 
 
Prior to the application of the presynaptic pulse VPRES, VIN(t) will be less than VDD by a constant DC offset voltage, VOS, due to 
the need for M4 to supply leakage current, IL, to all n synapses. Thus:  
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where IOp is the pre-exponential constant of M4, mP is the subthreshold slope factor and Vt is the thermal voltage. Values for all 
parameters are listed in Appendix 2. When a presynaptic spike arrives at VPRES, the charge stored in the channel of M2, due to 
the weight voltage VW, is transferred to the VIN(t) node and reduces the voltage by an amount: 
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where CIN(n) is the associated diffusion capacitance given by [19]: 
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CINeq is the diffusion capacitance of the reverse biased n+/p region at the drain of M3, 2Cgs is the gate capacitances of M4 and 
M5 and Cint1 and Cint2 are the parasitic capacitances associated with the metal interconnects. The total gate-source voltage of M5, 
labelled VIN’(0) (= VDD – VIN(0)) , can be expressed as: 
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The voltage VOS and hence VIN’(0) will increase with n. However, even for large values of n the maximum value of VIN’(0) 
remains well below the threshold voltage of M4/M5 (VIN’(0) = 0.6V for n = 10000, VW = 3V), justifying the previous claim that 
they operate in subthreshold at all times. Following an input spike at VPRES, the VIN(t) node will relax back to the quiescent value, 
VOS, as it is charged by current through M4. The time dependence of VIN’(t) can be derived as follows:     
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Note that the voltage across CIN is VIN(t) so the variable in the LHS of (5) has been changed according to dVIN(t)/dt = - 
dVIN’(t)/dt.  By integrating (5), rearranging for the time, t, and substituting appropriate values for VIN’, an expression for the rise 
time of VPSP, τR, is found: 
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where IO and m are the pre-exponential constant and slope factor of M4/M5/M6, Vt is the thermal voltage, CIN is the capacitance 
at the VIN(t) node and VIN’(0) is the maximum gate source voltage of M4/M5, immediately after the CTS has fired. A full 
derivation is included in Appendix 1. 
 
Now consider the time response of the output node voltage VPSP(t). The voltage VPSP(t) will rise rapidly as CPSP is charged by the 
current delivered by M5 which is controlled by VIN’(t). In addition, M6, controlled by VLEAK, acts to slowly discharge CPSP. From 
Kirchhoff’s current law, CPSP will charge according to:  
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Integrating (7) and solving for t = τR gives the maximum value of VPSP (full derivation in Appendix 1): 
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Counter-intuitively, VPSPMAX will increase with the fan-in, n, due to the influence of VOS (1), which increases as more synapses 
are connected, causing the DC level at the VIN(t) node to decrease and so increasing the initial gate-source voltage of M4. 
5. Experimental Setup 
In order to confirm the correct operation of the CTS and to validate the developed model, a range of simulation and 
experimental measurements were made to measure the dependence of VPSPMAX and τR on both the level of fan-in, n, and the CTS 
weight voltage, VW. Several leaky integrator (LI) circuits (Figure 1) were fabricated in a 0.35um CMOS process from AMS, with 
n = 1, 5, 9 and 20. All transistors were sized with an aspect ratio (W/L) of 1. Additional test structures (MOS capacitors and 
MOSFETs with dimensions of 50µm × 100 µm, 100 µm × 100 µm and 200 µm × 100 µm) were included on the chip to allow for 
device characterization and extraction of key process parameters (oxide thickness, doping levels etc.). 
A custom PCB was fabricated to house the packaged IC, with BNC connections for each input/control voltage. A 4-terminal 
DC voltage source was used to provide VDD and the CTS control voltages (VW, VP, and VLEAK); a signal generator provided pre-
synaptic input pulses at VPRES (3.3V amplitude, 1 ns rise time, 5 ns duration) and an Agilent oscilloscope (MSOX2024A) was 
used to capture output waveforms from  the VPSP(t) node together with the exact timings of the presynaptic inputs at VPRES. To 
avoid excessive capacitive loading of the VPSP node during measurement, an on-chip source-follower voltage buffer was realised 
at the VPSP node, from which output recordings were made. By adjusting the values of VW, VLEAK and the inter spike interval 
(ISI) between input spikes at the VPRES node, PSPs with different shapes and characteristics were recorded at that node. 
 
6. Results 
To confirm that the circuit produces sufficiently realistic PSPs, the voltage VPSP(t) was recorded in response to a series of 
spike trains with different inter spike intervals,  (Figure 2) where each train consist of a five spike burst with ISI settings of (a) 
1.5ms, (b) 1ms, (c) 500us and (d) 100us.  The measured waveforms show a LI profile which is characteristic of biological 
synapses where the magnitude of VPSP(t) increases with decreasing ISIs and subsequently decays at a significantly slower rate 
dictated by VLEAK. It should also be noted from Figure 2 that the rise time of a postsynaptic response and its amplitude is 
determined by the level of activity of the presynaptic neurons, which is again observed in real neurons [20]. The effect on the 
PSP of varying VW and VLEAK are illustrated in Figure 3, where additional experimental results, alongside simulated values 
(Cadence, spectreS) are presented. In (a), three pre- synaptic inputs were applied at 75µs intervals, with ΔVPSP(t) equal to several 
hundred mVs and a fall time, set by VLEAK, of 140µs. In (b), 20 input spikes were applied at 10 µs intervals, with lower values of 
VW and VLEAK used.  The value of ΔVPSP(t) is reduced to tens of mV and the fall time increases to 0.5ms.  
In order to validate the predictions made for the values of VPSPMAX and τR, further simulations of the CTS were carried out, 
looking specifically at the VIN and VPSP nodes. Figure 4 shows simulated VIN and VPSP waveforms as with n as a parameter, in 
response to a single synapse firing. As predicted by (1), the resting potential of VIN increases with n. This is also reflected in an 
increased resting potential at VPSP. This is not detrimental to the operation of the LI circuit as this offset, and indeed offsets due 
to process variations across a wafer, can be absorbed into the post-trained weight values. These results also justify the 
assumption that M4/M5 remain in subthreshold at all times. With VDD = 3.3V, the maximum VGS is 0.45V which is well below 
the 0.7V threshold. Figure 5 shows VPSPMAX and τR   extracted from these simulated results and compared to the predictions made 
by the theoretical model for VPSPMAX (4) and τR (1): process parameters used in the model are given in Appendix 2. The values of 
VLEAK and VW were adjusted to give the best fit to the simulated data for both VPSPMAX and τR. The minimum/maximum error 
between modelled and simulated values of τR and VPSPMAX are 80ns/34µs and 21mV/23mV respectively.  Finally, modelled 
values for VPSPMAX were compared to those obtained from measurement on the fabricated IC. Figure 7 shows experimental 
values for VPSPMAX against VW, for increasing values of n, alongside values predicted by (4). The experimental results confirm 
the prediction that VPSPMAX will increase as n becomes larger and demonstrates a linear relationship with VW. 
7. Discussion 
A theoretical analysis and experimental results, showing the effects of increasing the fan-in, n, have been presented for the 
proposed LI circuit. If the assumption that M4/M5 will operate in subthreshold at all times is to hold, then by substituting (1) into 
(4) and solving for VIN’ = VT, a theoretical maximum value for n can be found. This analysis yields a value of n greater than 105.  
A more practical approach is to consider the design trade-off between the total number of synapses and the amount of 
presynaptic activity required to trigger a postsynaptic spike. As n is increased, the contribution of a single spike to the value of 
VPSP also increases. As an example, a block with 5 synapses and VW = 1V would require ~60 spikes in quick succession to reach 
a 1.5V postsynaptic spike threshold voltage, assuming a standard CMOS inverter output stage, while a block with 20 synapses 
would require half the amount (30), for the same effect.  To maximize the headroom (VOS → VT), a limit needs to be imposed on 
n to maintain Vos small and therefore we envisage an architecture where in each layer the number of inputs would be shared 
equally across several LI circuit blocks each with n inputs. The output current from each LI block would then be summed into 
one leak transistor to set the PSP decay duration. It should be noted, that there is a practical limitation to the maximum fan-in, set 
by the density of interconnect which needs to be considered at layout. While the analysis presented here is based on the CTS 
[19], the fan-in model itself and the conclusions drawn from it, are applicable to other synapse implementations that have been 
reported in the literature. The ability to have a programmable postsynaptic response, using VLeak, gives the LI circuit the 
capability of capturing the different receptor types which influences the duration of the postsynaptic responses. For example, 
with ionotropic receptors, which are ion channels with a binding site for the respective transmitter (ligand gated), the 
postsynaptic response lasts only a few milliseconds while with metabotropic receptors, which involves secondary messengers 
within the postsynaptic cell, the response time can be in the hundreds of milliseconds [20]. Furthermore, we have demonstrated 
above an excitatory postsynaptic responses (EPSPs) where the change in the membrane voltage is de-polarising following the 
influx of positively charged ions, typically sodium, into a neuron cell.  Conversely, hyperpolarization of the cell membrane also 
occurs due to inhibitory synapses resulting in an inhibitory postsynaptic potentials (IPSPs) which result from the influx of 
negative ions, typically GABA, or Cl-. With the addition of another current mirror circuit to sink current, and a negative supply 
rail, the proposed LI block can effectively realise an IPSP response and hence since both types of postsynaptic potential 
responses are graded, the LI could therefore sum both EPSP and ISPS together to have a cumulative excitatory or inhibitory 
effect.   
 
8. Conclusions 
A theoretical model has been developed to explore the effects of increasing fan-in on the operation of a proposed LI circuit, 
based around a charge transfer synapse. The model relates both the magnitude of the postsynaptic response and its transient 
behaviour to fan-in. Results from test circuits fabricated in a 0.35µm CMOS process and simulations demonstrate the operation 
of the circuit and validate the model against accepted biophysical behavior. An upper limit can be predicted for the maximum 
fan-in level for which the circuit will still function as intended, n = 105. Given the magnitude of this number, the real limitation 
on the fan-in will be dictated by practical considerations such as interconnect density and silicon area. Based on this, the authors 
estimate that a realistic limit is of the order of tens of synapse per neuron cell.   
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Appendix I – Derivation of Model Equations 
AI-I derivation of rise time 
Following the input spike, the VIN node will relax back to the quiescent value, VOS, as it is charged by current through M4. The 
time dependence of VIN’ can be derived:                 
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The VDS dependence of IM4 can be neglected, as VDS > 50mV at all times. Integrating with respect to t: 
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Arranging for VIN’(t): 
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rearranging (A-5) for time: 
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Following an input spike, the voltage at the output node, VPSP(t), will increase so long as IM5 > IM6, after which VPSP(t) will be 
discharged through IM6. By equating the currents at the equilibrium condition (IM5 = IM6) and calculating the corresponding value 
of VIN’(t), it is possible to estimate the value of the rise time: 
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Substituting (A-8) into (A-6) and simplifying gives a value for the rise time, τR: 
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AI-II derivation of VPSPMAX 
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where VPSP(t) is considered to be > 50 mV, allowing the subthreshold current in M5 to be written without consideration of the 
VDS dependence.  Substituting (A-5) into (A-10) and separating variables: 
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Integrating: 
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Simplifying: 
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To find the maximum value, VPSPMAX, solve (A-16) for t = τR (A-9). 
Appendix II – Model Parameters 
Values for the model parameters were extracted from measurements made on large area (~100 µm × 100 µm) test structures 
fabricated on the same IC as the CTS and neuron circuits. All values fell within the expected range of values for the AMS 
0.35µm fabrication process used. A number of capacitance parameters were estimated empirically (for experimental results) or 
by simulation, these are indicated by *. 
 
 Experimental Model 
mp 1.71 1.71 
mn 1.73 1.73 
tox 15 nm 15 nm 
VTn 0.7 V 0.7 V 
IOp 9 fA 9 fA 
IOn 11 fA 11 fA 
IL 10 pA 10 pA 
CPSP* 3 fF 3 fF 
Cint1* 2.77 fF 0.1 fF 
Cint2* 0.2 fF 0.1 fF 
Table A-1. Model parameters used. For capacitances, different values were used when comparing the model with either simulated or experimental results. All 
other model parameters remained the same. 
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Figure 1. Schematic of charge-transfer based synapse (CTS) circuit. Presynaptic inputs arriving at the gate of M3 initiate the transfer of the weight charge QW to 
the VIN node. QW is replenished through M1 at a rate set by VP. Synaptic inputs are transferred to the VPSP node, where they induce a voltage which decays at a 
rate set by VLEAK. Multiple CTS can be connected to a single integrator node. VDD = 3.3 V. 
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Figure 2. Circuit measurement results of typical synapse response to sequences of spikes with different ISI settings, (a) ISI=1.5 ms, (b) ISI=1.0 ms, (c) ISI=500 
μs and (d) ISI=100 μs. Lower plots show the spike firing time. On the arrival of each input spike, a discrete amount of charged is transferred to the VPSP node, 
raising the voltage. Over time, the charge at VPSP decays through M6. As the ISI is decreased, additional synaptic charge is delivered before the previous charge 
packet has decayed, increasing the maximum VPSP voltage. 
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Figure 3. Comparison of measured and simulated PSPs. (a) PSP in response to 3 inputs, ISI = 75 µs. Experimental values: VW = 0.95 V, VLEAK = 0.36 V. 
Simulation values: VW = 0.89 V, VLEAK = 0.3 V. VPSP Fall time = 140 µs. (b) PSP in response to 20 inputs, ISI = 10 µs. Experimental values: VW = 0.9 V, VLEAK = 
0.3 V. Simulation values: VW = 0.84 V, VLEAK = 0.26 V. VPSP Fall time = 500 µs. 
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Figure 4. Simulation results showing (a) VIN(t) and (b) VPSP(t) in response to a single synaptic input arriving. Results shown for n = 1, 2, 5, 10. As n is increased, 
the resting potential at VIN decreases, as predicted by (1), with a subsequent increase in the value of VPSPMAX.  
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Figure 5. Simulated and modelled values for VPSPMAX (4) and τR (1). Simulation parameters (VLEAK = 0.1 V, VW = 1 V). Model parameters (VLEAK = 0.22 V,  
VW = 0.8 V). Process parameters given in Appendix II were used for the modelling equations. The minimum/maximum error between modelled and simulated 
values of τR and VPSPMAX are 80 ns/34 µs and 21 mV/23 mV respectively. 
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Figure 6. Experimental results (Solid lines) and results from (4) (crosses) showing Vpsp against VW for n = 5, 9 and 20, with a single active synapse. Model 
parameters (VLEAK = 0.42 V). Process parameters given in Appendix II were used for the modelling equations. The experimental results confirm the prediction 
that VPSPMAX will increase as n becomes larger and demonstrates a linear relationship with VW. 
 
 
